We are looking for a Front‑End PCIe Firmware Engineer to design, develop, and maintain the device‑side PCIe Front‑End firmware stack for next‑generation high‑performance storage controllers. In this role, you will own key layers of the PCIe firmware responsible for link bring‑up, configuration space management, MMIO, interrupts, DMA, and command/queue handling, working closely with hardware, validation, and host‑software teams.
Key Responsibilities
PCIe Front‑End Firmware Development
- Design and implement firmware for PCIe initialization, link bring‑up, and configuration space programming (BARs, capabilities, MSI/MSI‑X).
- Develop MMIO‑based control and status interfaces used by host software.
- Work closely with DMA engines to enable high‑bandwidth, low‑latency host‑to‑device and device‑to‑host data transfers.
Architecture & Cross‑Functional Collaboration
- Collaborate with hardware design teams on PCIe IP integration and bring‑up.
- Partner with validation teams on FPGA, emulation, and ASIC debug.
- Work with host‑side driver and system software teams to define clean, scalable interfaces.
Debugging & Performance Optimization
- Debug complex system‑level issues spanning firmware, hardware, and host.
- Profile and optimize PCIe throughput, latency, and interrupt efficiency.
- Support bring‑up on pre‑silicon and post‑silicon platforms.