1st Silicon Bring-Up (CPU/DRAM Controller/CMU/PMU ๋ฑ ์ฃผ์ Block)
๏ปฟDRAM Initialization Sequence (AC timing parameter, DLL ์ค์ , Training Support, Drive Strength, Target & Non-Target ODT, ECC), Clock Distribution ์ค์ (PLL ์ค์ , Lock Status Check, MUX)
๊ฐ IPs Function Validation: CPU, DRAM, PMU, NAND, PCIe, DMA, SPI, I2C, UART, โฆ
์ฃผ์ ์ ์ Domain LVCC ๋ง์ง ํ๊ฐ (by SDK Version, Board Version, Corner, Chip Revision)
์ฃผ์ ์ ์ Domain Screen Vector ํ๋ณด, ๋์ ์ ์ ํ๋ณด, ๋์ Freq. ํ๋ณด
High Speed I/F Target Speed ์ ๋ฐ๋ฅธ Eye Opening Margin ํ๊ฐ (Eye Margin ํน์ฑ ํ๋ณด by SDK Version, Board Version, Corner, Chip Revision)
Target Speed ์์ Normal Operation์ ์ํ Setup/Hold Margin ํ๋ณด, Center ํ๋ณด, RD/WR ์ต์ VREF ํ๋ณด
High Speed I/F Enabling ์ ๋ฌด (์: DRAM, UCIe, PCIe, Signal Integrity & Power Integrity ๊ฐ์ )
SW Tuning(DS/ODT/VREF ๋ฑ) & HW Tuning(PDN ๊ฐ์ ์ ์ํ Decap Tuning ๋ฑ)
Characteristic Test (Corner, Temperature, Ids, RO, HPM, DLL Lock Value ์ ๋ฐ๋ฅธ Speed ํน์ฑ)
Board Bring-up (By Revision) ๋ฐ Sample Sorting ๋ฑ (SW ๊ฐ๋ฐ์ฉ (Model Block/Model Development), Sample Sorting)
ASB Board, Evaluation Board, High Speed Characteristic Test Board, GPIO Board ๋ฑ
Performance Optimization ์ ๋ฌด (Per-bank refresh, Channel Hashing, Channel Interleaving, Rank Interleaving, Bank Interleaving, Page Policy)
Thermal management support & Low Power ๊ฐ์ ์ ๋ฌด (์: Dynamic Clock Stop, Auto Power Down, Dynamic Self Refresh, Temperature monitoring, CatTrip, Thermal์ ๋ฐ๋ฅธ Refresh adjustment)
DVFS & ASV Level ์ ์ ๋ฐ ํ๊ฐ (๊ฐ ์ฃผํ์ ๋ณ, Level ๋ณ LVCC ๋ฐ ์์ ์ฑ Test ๋ฑ)
Issue Debugging & Workaround Solution ํ๋ณด
Stability Test (Aging with Machine & Server)
Mass Production Yield Issue ๋์ ๋ฐ ๊ฐ์ , Screen Criteria ํ๋ณด (์์ฐ์ฑ ํ๋ณด๋ฅผ ์ํ Parameter Tuning, Product Board vs ASB Correlation)
Quality Assurance Team๊ณผ ํ์ ๋ฐ Support (EVT/DVT/PVT Support: Test Methodology Guide, Vector, Parameter, Conditions ์ ๊ณต, Claim ๋ฐ๋ฅธ ๋ถ๋ ๋ถ์ ์ํ Debugging Method)
Customer Technical Support ๋ฐ ๋ถ๋ ๋ถ์
SW Version Up Feasibility ํ๊ฐ: SW Up Version Release ์ ํฉ์ฑ ํ๊ฐ (Margin / Function / Aging)
Arm Architecture, AMBA BUS, Computer ๊ตฌ์กฐ / Programing ์ดํด๋ ๋ฐ ๊ฒฝํ
Embedded C ์ธ์ด ๊ฐ๋ฅ์
๋ฐ๋์ฒด Design์ Speed ํน์ฑ ์ดํด (Corner, NMOS,PMOS Fast/Slow, Ids)
PCB ํ๋ก๋ ์ดํด๋ ๋ฐ ์ ์ ํ๋ก ์ง์ (Design Rule ๋ฑ์ ๋ํ ์ดํด๋ ์ฐ๋)
Start-up code์ ๋ํ ์ดํด๋ ๋ฐ Linux, Driver ๊ตฌํ ๊ฒฝํ ์ฐ๋
Firmware Level IP control ๋๋ IP function ๋ฐ ํน์ฑ ์ดํด๋ ์ฐ๋ (Preferred)
Signal Integrity, Power Integrity ์ดํด๋ ์ฐ๋ (On/Off Chip Interface ํน์ฑ ์ดํด๋, ODT, Drive Strength, Vref, Setup/Hold Timing margin)
Tcl, Python ์ธ์ด ๊ฐ๋ฅ์ ์ฐ๋
DVFS / ASV(Adaptive Supply Voltage) / DTM(Dynamic Thermal Management) / Throttling ์ ๋ํ ์ดํด๋ ์ฐ๋
recruit@furiosa.ai
furiosa-ai