Principal Design Engineer- Memory IP at cadence | Boar Signal